

WHAT IS CLAIMED IS:

1	1. A programmable logic integrated circuit comprising:
2	a programmable logic portion; and
3	an embedded processor portion coupled to the programmable logic portion and
4	comprising:
5	a processor; and
6	a memory block coupled to the processor and comprising:
7	a memory having a first port and a second port; and
8	an arbiter coupled to the first port and the second port, wherein the
9	arbiter arbitrates access to the memory by the first port and the second port.
4	2. The integrated circuit of claim 1 wherein the memory is a dual-port
5 1	SRAM.
4	SKAIVI.
1	3. The integrated circuit of claim 2 wherein the programmable logic portion
2	comprises a plurality of logic elements, programmably configurable to implement user-defined
3	combinatorial or registered logic functions.
	A The interpret of alignment of alignment of the management of the continuous
İ	4. The integrated circuit of claim 3 wherein the programmable logic portion
Ž	further comprises a plurality of horizontal and vertical interconnect lines, programmably coupled
.	to the plurality of logic elements.
1	5. The integrated circuit of claim 1 wherein the second port is configurable in
2	width and depth.
1	The integrated circuit of claim 1 wherein the first port and the second port
2	are both configurable in width and depth.
1	7. A programmable logic integrated circuit comprising:
2	7. A programmable logic integrated circuit comprising: a programmable logic portion comprising a plurality of logic elements,
1 2 3	programmably configurable to implement user-defined combinatorial or registered logic
4	functions;/and
	1

X 5	an embedded processor portion coupled to the programmable logic portion and
X 6	comprising:
7	a processor; and
8	a memory block coupled to the processor and comprising:
9	a first plurality of memory cells for storing data;
10	a second plurality of memory cells for storing data;
11	a first port coupled to the first and second pluralities of memory
12	cells;
13	a second port coupled to the first and second pluralities of memory
14	cells; and
15	an arbiter coupled to the first port and the second port,
16	wherein when the second port is accessing the first plurality of memory cells, the
	arbiter prevents the first port from accessing the first plurality of memory cells, and when the
18	second port is accessing the first plurality of memory cells, the arbiter allows the first port to
<u>19</u>	access the second plurality of memory cells.
EPREL EN LOS EN L	8. The integrated circuit of claim 7 wherein the first plurality of memory
∬ • 2	cells and the second plurality of memory cells are defined by a user-programmable lock register.
	, T G
ŭ	9. The integrated circuit of claim 8 wherein the first and second pluralities of
īb Ē	memory cells comprise a portion of a dual-port SRAM.
	10. The integrated circuit of claim 9 wherein the programmable logic portion
2	further comprises a plurality of horizontal and vertical interconnect lines, programmably coupled
3	to the plurality of logic elements.
1	11. The integrated circuit of claim 10 wherein the second port is configurable
2	in width and depth.
1	12. The integrated circuit of claim 10 wherein the first port and the second
2	port are both configurable in width and depth.
_	port are configuration in what and deput.
1	13. Amethod of arbitration in a programmable logic integrated circuit
2	comprising a programmable logic portion coupled to an embedded processor portion, the

3	embedded processor portion comprising a memory naving a first port and a second port, the first
4	port and the second port coupled to an arbiter, the method comprising:
5	sending a lock request from the second port to the arbiter when the second port
6	requires access to the memory;
7	sending a lock grant from the arbiter to the second port if the first port is not
8	accessing the memory; and
9	not sending a lock grant from the arbiter to the second port if the first port is
0	accessing the memory.
1	14. The method of claim 13 further comprising:
2	when sending a lock grant from the arbiter to the second port, sending a wait state
3	from the arbiter to the first port.
7	15. The method of claim 13 further comprising:
g R	when sending a lock grant from the arbiter to the second port, writing data from
	the second port to the memory,
y U	de-asserting the lock request from the second port to the arbiter; and
	de-asserting the lock grant from the arbiter to the second port.
	de-asserting the lock grant from the aroner to the second port.
	16. The method of claim 13 further comprising:
2	when sending a lock grant from the arbiter to the second port, reading data from
3	the memory to the second port;
∔ 4	de-asserting the lock request from the second port to the arbiter; and
5	de-asserting the lock grant from the arbiter to the second port.
	17 d. 1. C. 1. a. d. a.
1	17. A method of arbitration in a programmable logic integrated circuit
2	comprising a programmable logic portion coupled to an embedded processor portion, the
3	embedded processor portion comprising a memory coupled to an arbiter, wherein the memory
4	comprises a plurality of memory cells, a first port coupled to the plurality of memory cells, and a
5	second port coupled to the plurality of memory cells, the method comprising:
6	storing a value in a lock register, wherein the value defines a first portion of
7	memory cells and a second portion of memory cells within the plurality of memory cells,

8	wherein the arbiter arbitrates access to the first portion of memory cells by the	
9	second port, and does not arbitrate access to the second portion of memory cells by the second	
10	port.	
1	18. The method of claim 1/7 further comprising:	
2	providing an address of a memory location at the first port;	
3	determining if the memory location is in the second portion of memory cells, an	ıd
4	if it is; then	
5	allowing access of the memory by the first port.	
1	19. The method of claim 17 further comprising:	
2	determining whether a transfer at the second port is to the first portion of memo	ry
3	cells, and if it is; then	
	sending a lock request from the second port to the arbiter.	
	20. The method of claim 17 further comprising:	
72	providing an address of a memory location at the first port;	
	determining if the memory location is in the first portion of memory cells; and i	f
406 KB18	determining whether the second port has been granted a lock to the first portion	of
<u></u>	memory cells; and if it has, then	
Ö	waiting until the second port is not granted a lock to the first plurality of memor	У
<u>⊨</u> 8	cells; else	
9	transferring data at the first port.	
1	21. The method of claim 17 further comprising:	
2	determining whether a transfer at the second port is to the first portion of memo	ry
3	cells, and if it is; then	
4	determining whether the first port is accessing the first portion of memory cells;	1
5	and if it is, then waiting until the first port is not accessing the first portion of memory cells; els	se
6	transferring data at the second port.	
	i e e e e e e e e e e e e e e e e e e e	

1	22. A method of laying out a programmable logic device having an embedded
2	processor comprising:
3	providing a layout of a programmable logic device, the programmable logic
4	device having four sides;
5	stretching one side of the programmable logic device, such that an open space is
6	created; and
7	placing the layout of an embedded processor in the open space,
8	wherein the embedded processor comprises a memory having a first port and a
9	second port, and an arbiter coupled to the first port and the second port.
1	23. The method of claim 22 wherein the embedded processor further
2	comprises a first bus coupled to the processor and the first port, and a second bus coupled to the
	first port.
	24. The method of claim 23 further comprising coupling signal lines between the layout of the programmable logic device and the layout of the embedded processor. 25. Amethod of laying out a programmable logic device having an embedded processor comprising: providing a layout of approgrammable logic device, the programmable logic device having four sides; stretching one side of the programmable logic device, such that an open portion of the layout is created; and laying out an embedded processor in the open portion of the layout,
8 9	wherein the embedded processor comprises a dual port memory and an arbiter, wherein the arbiter arbitrates access to the dual port memory.
1	26. The method of claim 25 wherein the embedded processor comprises a
2	dual-port SRAM.
1	27. The method of claim 26 further comprising coupling signal lines between
2	the layout of the programmable logic device and the layout of the embedded processor.

1	28. A programmable logic integrated circuit comprising:
2	a programmable logic portion comprising a plurality of logic elements,
3	programmably configurable to implement user-defined combinatorial or registered logic
4	functions; and
5	an embedded processor portion coupled to the programmable logic portion and
6	comprising:
7	a processor;
8	a first bus coupled to the processor;
9	a memory coupled to the first bus and the programmable logic portion;
10	and /
11	a second bus coupled to the memory.
o O	
	29. The integrated circuit of claim 28 wherein the memory is a dual-port
-2	SRAM.
n nj	30. The integrated circuit of claim 28 wherein the memory further comprises a
	first port and a second port, and the embedded processor further comprises:
3	a multiplexer having a first input coupled to the first bus, a second input coupled
(∏ <u> </u> 4	to the second bus, and an output coupled to the first port.
N	
	31. The integrated circuit of claim 30 wherein the embedded processor further
2	comprises an arbiter coupled to the multiplexer and the second port,
3	wherein the arbitrates access to the memory by the first bus, the second
4	bus, and the second port.
1	32. A programmable logic integrated circuit comprising:
2	a programmable logic portion comprising a plurality of logic elements,
3	programmably configurable to implement user-defined combinatorial or registered logic
4	functions; and
5	an embedded processor portion coupled to the programmable logic portion and
6	comprising:
7	a plurality of memory cells;

8	a first port coupled to the plurality of memory cells;
9	a second port coupled to the plurality of memory cells;
10	a multiplexer coupled to the first port;
11	an arbiter coupled to the first port, the second port, and the multiplexer;
12	and
13	a lock register to store a user-defined variable lock size and coupled to the
14	arbiter,
15	wherein the user-defined variable lock size defines a lockable portion of the
16	plurality of memory cells and a non-lockable portion of the plurality of memory cells, and
17	wherein the arbiter arbitrates access by the second port to the lockable portion of the plurality of
18	memory cells, and does not arbitrate access by the second port to the non-lockable portion of the
19	plurality of memory cells.
	33. The integrated circuit of claim 32 the embedded processor portion further comprises: a first bus coupled to the multiplexer;
14 14	a second bus coupled to the multiplexer; and
	a processor coupled to the first bus. 34. The integrated circuit of claim 32 wherein when the second port requires access to the lockable portion of the memory, the second port sends a lock request to the arbiter,
3	the arbiter determines whether the first port is accessing the lockable portion of the memory, the
4	arbiter sends a lock grant signal to the second port if the first port is not accessing the lockable
5	portion of the memory, and the arbiter does not send the lock grant signal if the first port is
6	accessing the lockable portion of the memory, and wherein when the second port requires access
7	to the non-lockable portion of the memory, it accesses the non-lockable portion of the memory
8	without sending the lock request to the arbiter.
1	35. The integrated circuit of claim 32 wherein when the first bus requires
2	access to the memory, the first bus sends a request to the arbiter, the arbiter determines whether
3	the second bus has access to the memory, the arbiter determines whether the first bus requires
4	access to the lockable portion of the memory if the second bus does not have access to the

1	39. The integrated circuit of claim 38 wherein when the width of the second
2	port is increased, the depth is decreased, and when the width of the second port is decreased, the
3	depth is increased.
1	40. The integrated circuit of claim 39 wherein the first port has a configurable
2	width and a configurable depth, and when the width of the first port is increased, the depth is
3	decreased, and when the width of the first port is decreased, the depth is increased.
J	decreased, and when the width of the first port is decreased, the depth is increased.
1	41. The integrated circuit of claim 40 further comprising an arbiter, wherein
2	the arbiter arbitrates access to the memory cells by the first port and the second port.
1	42. A programmable logid integrated circuit comprising:
2	a programmable logic portion; and
3	an embedded processor portion coupled to the programmable logic portion and
4	comprising:
ս -5	a first number of lockable memory cells;
	a second number of non-lockable memory cells;
7	a first port coupled to the lockable and non-lockable memory cells;
8	a second port coupled to the lockable and non-lockable memory cells and
9	the programmable logic portion;
8 - 9 - 1	an arbiter coupled to the first port and the second port; and
] 4	a variable lock size register coupled to the arbiter, wherein the register
2	stores a user-programmable lock/size value,
3	wherein the first humber and the second number equal a third number, and the
4	first number and second number are variable and determined by the user-programmable lock size
5	value, the third number is not variable, and wherein the arbiter arbitrates access to the lockable
6	memory cells by the second port, and does not arbitrate access to the non-lockable memory cells
7	by the second port.
1	43. The integrated circuit of claim 42 wherein the embedded processor portion
2	further comprises:
3	a multiplexer coupled to the arbiter and the first port;

4	a first bus coupled to the multiplexer,
5	a second bus coupled to the multiplexer; and
6	a processor coupled to the first bas.
1	44. A programmable logic Integrated circuit comprising:
2	a programmable logic portion, and
3	an embedded processor portion coupled to the programmable logic portion and
4	comprising:
5	a first memory having a first and second port, the second port configured to have
6	a first width and a first depth;
7	a second memory having a third and fourth port, the fourth port configured to
8	have the first width and the first depth; and
	a deep/wide multiplexing circuit coupled to the second port, the fourth port, and
Б	the programmable logic portion,
u H	wherein the deep/wide multiplexing circuit multiplexes signals to and from the
	programmable logic portion such that the second and fourth ports appear to the programmable
Ī3	logic portion as one port with other a second width twice the first width, or a second depth twice
	the first depth.
†	45. The integrated circuit of claim 44 wherein when the second and fourth
2	ports appear to the programmable logic portion as one port with a width twice the first width, the
- 3	depth is the first depth, and when the second and fourth ports appear to the programmable logic
4	portion as one port with a depth twice the first depth, the width is the first width.